Control of the dc bus capacitor voltages during phase voltage imbalance is identified as a problem.
I. INTRODUCTION
Var compensation can be achieved by using a controlled synchronous voltage source which is connected to the power system through a small reactor. If the voltage source is produced by a static power converter, the system is called a Static Synchronous Compensator (SSC). The benefits of a SSC for reactive power compensation have been broadly examined in [l]. In 123, it was demonstrated that the use of a SSC permits fast control of the voltage as well as a potential for reduction in the system footprint. In [3] , a SSC has been placed in service for stabilizing the transmission system and in [4] it has been studied for its use in regulating voltage at the distribution level.
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To increase the output voltage from a standad inverter bridge configuration, the dc bus voltage must be: raised and switching devices placed in series to hold off the additional voltage. The problem of voltage sharing in series connected devices can be avoided when a multi-level inverter is employed. 'me voltage stress on each GTO in a multi-level inverter is well controlled and is much less than the dc bus voltage [7] . As the dc bus voltage is raised, the voltage stress on each GTO can be held constant by adding more levels to the inverter. As more voltage levels are added to the inverter, the harmonic performance improves without increased switching loss and the filter size also can be reduced. The increase in dc bus voltage also increases the MVA rating of the system.
The use of a multi-level inverter has been previously suggested in 181 where use. of a transformer coupled multi-level inverter for an SSC was explored. The focus in [8] was evaluation of multi-level PWM strategies. This paper builds upon the work of [8] by 1) showing the component MVA requirements for the MLI 2 ) showing how compcinent ratings are a function of the number of voltage levels and the modulation strategy 3 ) comparing these ratings to a twelve pulse inverter and highlighting differences.
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DESCRIPTION OF THE MULTI-LEVEL INVER'IER STRUCTURE
This section describes the composition and features of the multi-level inverter. Fig. 1 shows the elements of the inverter. The dc bus capacitor is split into sections. Splitting the capacitor provides tap points which are at different voltage levels. By splitting the capacitor into more sections, more voltage levels become available. The next converter element is a set of diodes and force commutated switches (IGBTs or GTOs). The diodes and switches together form a switching group which is bi-directional in current and uni-directional in voltage. One such switch group is connected to each tap point along the dc capacitor. As each switch group is turned on, inverter output is connected to a different voltage level as shown on the right side of Fig. 1 .
The operation of the inverter is such that switch groups can share transistors. This results in the appearance of interleaved switch groups within each phase leg of the three phase inverter in Fig. 2 . With this switch arrangement, the added diodes serve to clamp the off-state voltage stress seen by the main devices. The dc bus capacitor in Fig. 2 is split into four sections which yields five available voltage levels hence it is called a fivelevel inverter.
The task of keeping equal voltages on each of the dc bus capacitors is referred to as the voltage balancing problem. In [9], it is shown that if the modulation index of the inverter for each voltage level is properly constrained, capacitor voltage can be mamtained under ideal balanced conditions.
In. FEATURES OF THE MULTI-LEVEL APPROACH
The two main features of the multi-level inverter are the low harmonic content of the output voltage and the fact that the force commutated switches experience a voltage stress that is a fraction of the total dc bus voltage. The steplike nature From a performance perspective, increasing the number of voltage levels a multi-level inverter results in 1) lower harmonics, 2) decreased device voltage stress or equivalently a higher dc bus voltage for the same switch voltage and 3) potentially higher inverter voltage and thus power rating.
The reliability and availability of the inverter is a significant issue for utility applications. Fault modes and protection methods for the multi-level inverter are discussed in [lo] .
N. COMPONENT MVA OF MULTI-LEVEL INVERTER
Equations are now developed for the MVA ratings of the inverter components by examining the voItage and current stresses on the clamp diodes, GTOs, and capacitors
A. Assumptions
Component ratings are given in per unit. The component rating equations are developed using the SSC's MVA rating as the base power. The base voltage is the zero to peak value of the system's phase voltage. Peak phase current is used for determining the rating of GTO devices based on their turn-off limitations. Each GTO is assumed to be paired with an antiparallel diode of the usual rating. Deratings are not applied. They can readily be applied to the final equations if desired. A 1 0 %~~ ripple on the dc bus voltage is used to balance capacitor size with semiconductor device ratings. A 10% reactance is assumed to connect the inverter to the network.
In the multi-level inverter, many of the component ratings are dependent upon the modulation angles of the inverter. A set of harmonically optimized modulation angles is chosen and used for the analysis. Figure 3 illustrates the definition of the modulation angles for the five-level inverter.
B. MVA Ratings
The calculation of the inverter component MVA is done in the following order. Given the inverter MVA rating and voltage rating, the required dc bus voltage is determined assuming a linking reactance of 10%. Next, the inverter rated phase current is determined. The GTO and clamp diode MVA are then derived from the dc bus voltage and phase current. A sizing method for the dc bus capacitors is presented which keeps the peak to peak dc bus voltage ripple to 10% for rated inverter current.
The maximum dc bus voltage is that voltage required to produce rated leading current into rated system voltage:
is where ki is the modulation index of the inverter and the value of the linking reactance in per unit.
The modulation index for a set of switching angles, An, is m ki=--c sin(A,).
1 n m n=l
where m is the number of switching angles = (Nlevels-l) / 2. The peak dc bus voltage is Vdc(") plus ripple:
or,
Where and %Vfipple is the peak to peak voltage ripple on the dc bus.
1 ) GTO MVA Rating: The voltage stress on each GTO is equal to the dc bus voltage divided the number of levels minus one.
Each GTO must be sized to handle the peak phase current. The peak of the inverter phase current is: resulting in the total clamp diode voltage stress per phase lleg being:
884 Vdiodes(per phase) = 3 x (Nlevels -2) Vdc(peak).
(13) The average current in each clamp diode is a function of the modulation angles and the diode's connection points in the inverter. Figure 4 illustrates how the current in a particular clamp diode is related to the phase current.
In figure 4 , diode D6 sees the phase current for the time interval from switching angle AI to switching angle A2. The average current in the diode can be calculated from: B Applying this formula to all of the clamp diodes in a phase leg of the inverter and combining the results yields the average current through all the clamp diodes in a phase leg: 1
This equation shows that the average current that goes through the clamp diodes depends only on the first modulation angle. The distribution of this average among the various clamp diodes, however, depends upon the whole set of modulation angles.
Combining the voltage and current ratings, the clamp diode MVA is: vdc (Nlevels -2 ) Iphase(peak) which simplifies to:
This equation shows that the clamp diode MVA increases with the number of voltage levels used and is also a function of the modulation angles.
3) Dc Bus Capacitor MVA: The dc bus capacitors are sized to limit the voltage ripple on the dc bus. The formula for the capacitance is C = AQp-p 1 AVp-p. where AQp-p is the deviation in charge on the capacitor which depends upon the capacitor current waveform.
The current wavefrom through each capacitor is a function of the modulation angles. Figure 5 . shows the current waveform for the innermost capacitor in a five-level inverter.
The change in charge on the capacitor is the area under the curve over the indicated interval. For the example waveform of figure 5, the peak to peak change in charge is: 2
AQip-p = 2n60 Iphase(peak) (1 -W120-A2)).
If A2 is less than 60' then the following formula is used:
For the outer capacitor, A2 is replaced with A1 in the above formula. For a higher number of levels, the substitution is extended. Using a more complex modulation can lead to Figure 5 . Current in innermost dc bus capacitor (C2) of fivelevel inverter (for A2>==60 degees).
different equations for AQ, but such advanced modulation techniques are not evaluated in this paper. An acceptable peak to peak voltage ripple is 10% as determined by a trading off increasing voltage stress on the semiconductors against increased capacitor size. The capacitor size required to keep the voltage ripple at 10% is:
This capacitance value must be determined for each voltage level. It can be noted from the symmetry of the converter that the capacitance values are symmetric about the middle of the dc bus.
From the capacitance value, the MVA of capacitance is determined by equating the peak dc voltage across the capacitor to the peak of a fundamental frequency sinewave. The capacitor MVA is then (for each level):
Combining this equation with the formula for Cleve1 and noting that the number of capacitors equals Nlevels -1 results in the total capacitor MVA being:
Where the different capacitor current waveforms are accounted for in the term AQavg, which equals: m m n= 1 n= 1
where m is the number of switching angles = (Nlevels-1) / 2.
Note that the total capacitor MVA is independent of the number of voltage levels. The AQavg term does not necessarily increase with the number of levels. The total capacitor MVA is, however, a function of the modulation strategy through K1 and AQavg. 
V. CAPACITOR. VOLTAGE BALANCING
The three phase five--level inverter shown in Fig. 2 has four distinct dc bus capacitors labelled C1 through C4. To control the inverter's fundamental component voltage these capacitors must be charged or discharged to alter the total dc bus voltage. The charging current of each capacitor is controlled by the modulation strategy and the inverter ac side currents. The voltage change on each capacitor is the combined effect of the capacitor size and and the charging current.
For normal operation with balanced inverter voltages and balanced inverter currents, the size of each capacitor can be determined so that the voltage on each capacitor will change equally when the total dlc bus voltage is adjusted. Such a capacitor sizing scheme is discussed in [9] .
However, the capacitor voltages can become unequal when unbalanced inverter currents are flowing. Unbalanced inverter currents can arise from disturbances in the ac power system such as phase voltage imbalance. The presence of many single phase loads in the distribution system can cause unbalaniced voltages. If the capacitor voltages drift apart iind become unequal, the voltage stress on the switching devices will increase and the inverter voltages will become distorted as well. If the capacitor voltage drift is excessive, the switch ratings may be exceeded resulting in failure.
An algorithm has been developed that provides active control over each capacitor's voltage and permits equaliziqg of the capacitor voltages when the ac system voltage becomes unbalanced.
The capacitor voltage balancing controller for one of the four capacitors is shown in Fig. 6 . The capacitor voltage is compared to the one quarter of the total dc voltage generating an error signal which is filtered and used to pihase shift a specific portion of the inverter's output voltage. The direction of the phase shift depends upon whether the SSC 11s producing leading or lagging vars. In Fig. 6 control is desired at very low current levels, a modified algorithm can be employed. Long term drift is prevented by grading resistors across the capacitors.
VI. EMTP SIMULATION MODEL AND RESULTS
The operational performance of a five-level inverter based SSC was evaluated using EMTP. A model distribution system is shown in figure 7 which includes a SSC directly coupled to a substation bus. A remote varying load is connected through a distribution feeder.
A five-level inverter rated at 5 MVA, 13.8 kV is chosen for analysis. This system rating is comparable in rating to other systems studied for distribution system application [4]. To avoid any series connection of devices, more than fivelevels would need to be used in the inverter. Instead of increasing the number of voltage levels, series connection of a small number of devices is assumed. This is not a major concern since it is has been demonstrated that a small number of devices may be successfully put in series.
In Fig. 8 , the voltage at the SSC regulated bus is shown when a step increase in three phase load is applied. The system voltage drops by 16 % and is restored in two cycles. When an unbalanced load is applied at the load bus, the phase voltages become unbalanced. Fig. 9 shows the phase voltages at the regulated bus. The compensator controls used in this simulation only regulate the total three phase substation voltage so the phase imbalance persists. The compensator detects an overall reduced voltage and thus adds in leading current resulting in two of the phase voltages being high by 5 % and one phase low by 10 %. Fig. 11 shows the voltages on each of the dc bus capacitors when the unbalanced voltages are present and the capacitor balancing control is disabled. The presence of voltage unbalance causes the capacitor voltages to deviate from their desired values. If the voltage drift is allowed to continue to grow, the inverter will eventually stop functioning. Fig. 12 shows the capacitor voltages remaining equal when the balancing control is enabled for the same unbalanced load as in Fig. 11 . 
VII. DISCUSSION OF CAPACITOR BALANCING
The capacitor balancing algorithm has been observed to be effective in EMTP simulations. The method does not require additional power conversion components. A small amount of distortion is introduced into the waveform as a result of the phaseshifting of individual sections of the inverter voltage. The distortion occurs only under abnormal conditions such as when the system voltages are greatly unbalanced. In the case of balanced system voltages, the speed of response of the compensator is affected by the size of the dc bus capacitors and the linking reactance.
Vm. CONCLUSIONS
The capability of the multi-level inverter to limit device voltage stress makes it suitable for high voltage power conversion. Equations developed for the component MVA of the multi-level inverter show that: 1) GTO MVA and capacitor MVA are relatively independent of the number of voltage levels, 2) clamp diode MVA increases strongly with the number of voltage levels, 3) the switching angles of the modulation strategy have a strong effect on capacitor MVA and clamp diode MVA, and 4) the capacitor MVA in the multilevel structure is much larger than in a twelve pulse inverter.
Increasing the number of levels solely to improve harmonic performance may not be justified because of the additional component MVA required. However, increasing the number of levels may still be worthwhile to enable the converter to work within the voltage ratings of available switching devices without using series connected devices.
A capacitor voltage balancing controller has been presented which maintains operation of the multi-level inverter SSC under conditions of phase voltage imbalance is possible and EMTP simulations have been presented to verify that capacitor voltages can be held equal using the described control method. 
